Embedded Files
Table of Content
Table of Content
Adder and Multiplier
Adder and Multiplier
4 Bit Ripple Carry Adder Using Full Adders
4 Bit Ripple Carry Adder Using Full Adders
4 Bit Subtractor Using Adder
4 Bit Subtractor Using Adder
Carry Look-ahead Adder (Part 1)
Carry Look-ahead Adder (Part 1)
Carry Look-ahead Adder (Part 2)
Carry Look-ahead Adder (Part 2)
BCD Adder
BCD Adder
2 Bit Multiplier using AND Gate and Adder
2 Bit Multiplier using AND Gate and Adder
Comparator
Comparator
1 Bit Magnitude Comparator
1 Bit Magnitude Comparator
4 Bit Magnitude Comparator using 1 Bit Comparator
4 Bit Magnitude Comparator using 1 Bit Comparator
Decoder
Decoder
Introduction of Decoder
Introduction of Decoder
2x4 Decoder With Enable
2x4 Decoder With Enable
Design of 3x8 Decoder
Design of 3x8 Decoder
3x8 decoder using 2x4 decoder
3x8 decoder using 2x4 decoder
4x16 decoder using 2x4 Decoder
4x16 decoder using 2x4 Decoder
Implementation using Decoder
Implementation using Decoder
Encoder
Encoder
Introduction to Encoder
Introduction to Encoder
Design 4x2 Encoder
Design 4x2 Encoder
8*3 Encoder
8*3 Encoder
Priority Encoder
Priority Encoder
Introduction to Multiplexer
Introduction to Multiplexer
4x1 Multiplexer
4x1 Multiplexer
8x1 MUX using 4x1 MUX
8x1 MUX using 4x1 MUX
Implementation of boolean Expression using MUX
Implementation of boolean Expression using MUX
Implementation of boolean Expression using MUX
Implementation of boolean Expression using MUX
DeMultiplexer (DeMux)
DeMultiplexer (DeMux)
Introduction to De multiplexer
Introduction to De multiplexer
1x4 DeMux
1x4 DeMux
Introduction to Sequential Circuits
Introduction to Sequential Circuits
Introduction to Sequential Circuit
Introduction to Sequential Circuit
Synchronous/Asynchronous
Synchronous/Asynchronous
Level and Edge Triggering
Level and Edge Triggering
Clock Signal and Triggering Methods, Difference between Latch and Flip Flops
Clock Signal and Triggering Methods, Difference between Latch and Flip Flops
LATCHES
LATCHES
SR Latch using NOR Gate
SR Latch using NOR Gate
SR Latch using NAND Gate
SR Latch using NAND Gate
SR Latch using NOR & NAND Gate
SR Latch using NOR & NAND Gate
SR Latch with Control Input or Gated SR Latch
SR Latch with Control Input or Gated SR Latch
D Latch
D Latch
Improved D Latch (Optional)
Improved D Latch (Optional)
Flip Flops
Flip Flops
SR Flip Flop
SR Flip Flop
Truth Table, Characteristic Table & Equation and Excitation Table of SR FF
Truth Table, Characteristic Table & Equation and Excitation Table of SR FF
D Flip Flop
D Flip Flop
Truth Table, Characteristic Table & Equation and Excitation Table of D FF
Truth Table, Characteristic Table & Equation and Excitation Table of D FF
JK Flip Flop
JK Flip Flop
Truth Table, Characteristic Table & Equation and Excitation Table of JK FF
Truth Table, Characteristic Table & Equation and Excitation Table of JK FF
T Flip Flop
T Flip Flop
Truth Table, Characteristic Table & Equation and Excitation Table of T FF
Truth Table, Characteristic Table & Equation and Excitation Table of T FF
Analysis of Sequential Circuits
Analysis of Sequential Circuits
Preset and Clear Inputs
Preset and Clear Inputs
Analysis of D Flip Flop
Analysis of D Flip Flop
Analysis of JK Flip Flop
Analysis of JK Flip Flop
Analysis of T Flip Flop
Analysis of T Flip Flop
Design of Sequential Circuits
Design of Sequential Circuits
Design Procedure of Sequential Circuit
Design Procedure of Sequential Circuit
Sequence Detector
Sequence Detector
Sequence Detector Circuit
Sequence Detector Circuit
Moore and Mealy Sequence Detector
Moore and Mealy Sequence Detector
Sequence Detector [Over Lapping]
Sequence Detector [Over Lapping]
Sequence Detector [Non Over Lapping]
Sequence Detector [Non Over Lapping]
State Reduction and Assignment
State Reduction and Assignment
State Reduction
State Reduction
State Reduction and Assignment
State Reduction and Assignment
Mealy and Moore FSM
Mealy and Moore FSM
Mealy and Moore FSM [Part 1]
Mealy and Moore FSM [Part 1]
Mealy and Moore FSM [Part 2]
Mealy and Moore FSM [Part 2]
Sequence Detector using Mealy FSM
Sequence Detector using Mealy FSM
Sequence Detector using Moore FSM
Sequence Detector using Moore FSM
Registers
Registers
Introduction to Registers
Introduction to Registers
SISO
SISO
SIPO and PIPO
SIPO and PIPO
PISO
PISO
Counters
Counters
Introduction to Counters
Introduction to Counters
Type of Counters
Type of Counters
3 Bit Asynchronous Up Counter
3 Bit Asynchronous Up Counter
4 Bit Asynchronous Up Counter
4 Bit Asynchronous Up Counter
3 bit & 4 bit Asynchronous Down Counter
3 bit & 4 bit Asynchronous Down Counter
3 Bit & 4 Bit UP/DOWN Ripple Counter
3 Bit & 4 Bit UP/DOWN Ripple Counter
3-Bit & 4-bit Up/Down Synchronous Counter
3-Bit & 4-bit Up/Down Synchronous Counter
BCD Counter
BCD Counter
Ring Counter
Ring Counter
Johnson's Counter (Twisted/Switch Tail Ring Counter)
Johnson's Counter (Twisted/Switch Tail Ring Counter)
Page updated
Report abuse