Embedded Files
Practical Continuous Assessment
Continuous Evaluation : 15 Marks
Project : 10 Marks
University Practical Exam: 25 marks
Practical List
2024-25-Even-CE145-DE-PracticalList.pdfLab Manual / Journal
Lab Manual / Journal : For each practical two Performa are provided:
one for making hardcopy Lab file and other for submission on online LMS tool such as Microsoft Teams
EXP1: Study of logic gates (AND, OR, NOT, NAND, NOR, EX-OR) using IC
Download Performa for Upload on LMS
EXP2: Simplify given Boolean expressions using Boolean algebra, realize circuits for optimized Boolean expressions, and implement them using i. Basic gates only ii. NAND gates only iii. NOR gates only and verify their operations.
Download Performa for Upload on LMS
EXP3: Simplify given Boolean expressions using K-map, realize circuits for optimized Boolean expressions, and implement them using i. Basic gates only ii. NAND gates only iii. NOR gates only and verify their operations.
Download Performa for Upload on LMS
EXP4: Design, Implement and verify operation of i. the half adder & half subtractor circuit and ii. full adder circuit.
Download Performa for Upload on LMS
EXP5: Design, Implement and verify the operation of a 2-bit magnitude comparator circuit.
Download Performa for Upload on LMS
EXP6: Design, Implement and verify operation of i. 4 to 1 Multiplexer and ii. 2 to 4 decoder circuit.
Download Performa for Upload on LMS
EXP7: Design, implement and verify the operation of the circuit using i. Multiplexer and ii. decoder for given Boolean expressions.
Download Performa for Upload on LMS
EXP8: i. Design and implement RS flip-flop and D flip-flop, with NAND gates, and prepare their characteristic table and excitation table with a timing diagram of their operation.
ii. Verify characteristic table and excitation table with timing diagram for JK flip-flop and T flip-flop.
Download Performa for Upload on LMS
EXP9: Design, implement and verify operation of (i) 4-bit SISO shift register, (ii) 4-bit SIPO shift register, (iii) 4-bit PISO shift register and (iv) 4-bit PIPO shift register.
Download Performa for Upload on LMS
EXP10: Design, implement and verify operation of (i) 4-bit ripple up counter and (ii) 4-bit synchronous down counter.
Download Performa for Upload on LMS
EXP11: Design, implement and verify the operation of the sequential circuit for a given state diagram.
Download Performa for Upload on LMS
EXP12: Design, implement and verify the operations of
i. 1-bit arithmetic circuit
ii. 1-bit logical circuit.
iii. 2-bit ALU
Project list
Page updated
Report abuse