• Z. Han, A. Dixit, S. Patnaik, J. Rajendran, "STATION: State Encoding-Based Attack-Resilient Sequential Obfuscation." In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2024.
• Z. Han, M. Shayan, A. Dixit, M. Shihab, Y. Makris, and J. Rajendran, “FuncTeller: How Well Does eFPGA Hide Functionality?.” In USENIX Security Symposium, 2023.
• Z. Han, A. Dixit, S. Patnaik, K. Amberiadis, and J. Rajendran, "BAT: Boolean Algebraic Transformation on eASIC." In Government Microcircuit Applications & Critical Technology Conference, 2023.
• Z. Han, M. Yasin, and J. Rajendran, "Does logic locking work with EDA tools?." In 30th USENIX Security Symposium, 2021.
• Z. Han, M. Yasin, and J. Rajendran, "Multi-Objective Strategies for Stripped-Functionality Logic Locking." In IEEE International Symposium on Circuits and Systems (ISCAS), 2020.
• Z. Han, L. Brignone, A. Benedetti, M. Yasin, and J. Rajendran, "Protecting IC Supply Chain through Stripped-Functionality Logic Locking." In Government Microcircuit Applications & Critical Technology Conference, 2020.
• B. Tan, R. Karri, N. Limaye, A. Sengupta, O. Sinanoglu, M. Rahman, S. Bhunia, D. Duvalsaint, R. Blanton, A. Rezaei, Y. Shen Y, H. Zhou, L. Li, A. Orailoglu, Z. Han, A Benedetti, L. Brignone, M. Yasin, J. Rajendran, M. Zuzak, A. Srivastava, U. Guin, C. Karfa, K. Basu, "Benchmarking at the Frontier of Hardware Security: Lessons from Logic Locking." In arXiv preprint arXiv:2006.06806, 2020.
• F. Foroozandeh, J. Wang, R. K. Nachimuthu, Z. Han, D. Johnson, S. Fontenot, B. Nener, G. Parish, and M. Myers. "Nitrate ion detection using GaN/AlGaN/GaN-based reference-electrode-free sensors with tripodal receptor functionalization." In Australian Institute of Physics Congress, 2018.
• N. Yang, Z. Han, M. Tian, K. Zhao, Z. Zhang, and X. Tao. "Information transmission and re-read by acousto-optic effect." In Physics Experimentation, 2017.