Introduction

My research focuses on DRAM ECC for next-generation memory systems, with an emphasis on RS code-based rank-level ECC schemes that improve reliability against challenging fault patterns under practical latency and redundancy constraints.