3. 開課介紹‎ > ‎

數位電子與數位電路(2018 Fall)

Digital Electronics and Circuits     Fall 2018

Feipei Lai   賴飛羆 3366-4924  flai@ntu.edu.tw    CSIE 419,

Office hours: Monday, 15:30-17:00, Wednesday, 14:30-16:00

Web site: 

http://archi.csie.ntu.edu.tw 

Outline

1.     Introduction to Electronics (2 weeks)

2.     Solid-State Electronics (2 weeks)

3.     Solid-State Diodes and Diode Circuits (2 weeks)

4.     Field-Effect Transistors (2 weeks)

5.     Digital Electronics (3 weeks)

6.     CMOS Logic Design (3 weeks)

7.     MOS Memory and Storage Circuits (2 weeks)

 

Textbook:

1.     Microelectronic Circuit Design, by Jaeger and Blalock, McGraw Hill fifth edition

Grade: Mid-term (11/5) 30%, Final Exam (2019/1/7) 30%, Homework 30%, Quiz 30%

 

Reading assignment: IEEE Computer Magazine

It's Time to Redefine Moore's Law Again

Date of Publication: 06 February 2017 DOI: 10.1109/MC.2017.34

The familiar story of Moore's law is actually inaccurate. This article corrects the story, leading to different projections for the future. Moore's law is a fluid idea whose definition changes over time. It thus doesn't have the ability to "end," as is popularly reported, but merely takes different forms as the semiconductor and computer industries evolve.

 

Moore's law is the observation that the number of transistors in a dense integrated circuit doubles approximately every two years. The observation is named after Gordon Moore, the co-founder of Fairchild Semiconductor and Intel, whose 1965 paper described a doubling every year in the number of components per integrated circuit, and projected this rate of growth would continue for at least another decade. In 1975, looking forward to the next decade, he revised the forecast to doubling every two years.


Teaching Assistant

  • Jason Yao (r06922002@ntu.edu.tw), office hour: Monday, 16:00 ~ 17:00
  • If needed, you may need to arrange another some slot with the TA directly.

Announcement

[2018/09/17]

  • HW1 and HW2 due on 9/26
  • HW2: What is the advantage of FinFET?

[2018/10/17]

  • HW4 (CH2) due on 10/22
ć
Chap01.pptx
(11149k)
姚嘉昇,
2018年10月17日 上午12:32
Ċ
Chap02.pdf
(5190k)
姚嘉昇,
2018年10月17日 上午12:36
ć
Chap03.pptx
(19239k)
姚嘉昇,
2018年10月17日 上午12:32
ć
Chap04.pptx
(12648k)
Ting,
2018年9月17日 上午2:45
ć
Chap06.pptx
(5291k)
Ting,
2018年9月17日 上午2:45
ć
Chap07.pptx
(16269k)
Ting,
2018年9月17日 上午2:46
ć
Ting,
2018年9月17日 上午2:46
ć
Chap08.pptx
(9995k)
Ting,
2018年9月17日 上午2:45
ĉ
Ting,
2018年9月15日 上午5:55
ĉ
姚嘉昇,
2018年10月3日 上午3:03
ĉ
姚嘉昇,
2018年10月3日 上午3:03
ĉ
姚嘉昇,
2018年10月3日 上午3:03
ĉ
姚嘉昇,
2018年10月3日 上午3:03
ĉ
姚嘉昇,
2018年10月3日 上午3:03
ĉ
姚嘉昇,
2018年10月3日 上午3:03
ĉ
姚嘉昇,
2018年10月3日 上午3:03
ć
VHDL1.ppt
(275k)
Ting,
2018年9月17日 上午2:45
Comments