Research


       
       
       
       




Phase-Locked-Loop (PLL)
 
    Low jitter, wide range clock generation for micro processrs, DSP, and ADCs
 
    Low noise, low power ADPLL
 
    Low noise, low power fractional-N PLL