Day 02

Today

  • Timing and glitches
  • State-holding gates: SR Latch and D Flip-Flop

For next time

  • In-class quiz next class
  • HW1 release delayed (tool bug), will have Verilog time next week
Ċ
Benjamin Hill,
Sep 8, 2017, 7:33 AM
Comments