Architecting Ultra-Low Latency Systems